

TS-4300-DMWX-PROTO P1	Dual Core w/ PMIC, 1GB LPDDR4x RAM, 16GB eMMC, USB-C console
TS-4300-DXWXI-PROTO P1	Dual Core w/ PMIC, 2GB LPDDR4x RAM, 32GB eMMC, USB-C console

Rev.P2 Changes needed:

- No
- Remove C220 - why is it not needed?
- ✓
- Change U19 to RC (delay for U23)
- ✓
- Move Copper ID to Wizard - same as TS-9370
- ✓
- Change iMX93 Boot Mode bit 1 to be driven by Wiz Boot_mode
- ✓
- Change C43 value to 68 pF
- ✓
- Change U11 pin 3 to Wiz MISO - allows Wiz only mode
- ✓
- Change CN1 JTAG pins for full JTAG chain
- ✓
- Change R180 and 181 to 1.8 ohm
- ✓
- Change CPU ADC to match 9370_P3
- ✓
- Add Res. 47K PD to ETH Reset# pins - and 47K PD on Link TMS and TDI
- ✓
- Connect HC251 Copper Straps to Wiz - same as TS-9370_P2 - except Bd ID = Hex 08
- ✓
- Change TDI and TDO to be non-inverted over USB Link - same as TS-9370_P3
- ✓
- Change Paradigm so USB Link turns on 5V power to iMX93
- ✓
- Add PU to Link_TCK and it drives Wiz_BOOT_MODE
- ✓
- We want full JTAG and UART to work over USB link - same as TS-9370_P3
- ✓
- Change U23 delay to turn on (5 ms) using RC (C274)
- ✓
- Change Resistor straps for BOM options to be same as TS-9370_P3
- ✓
- Add OR gate (U19) - so USB Link can always force power on
- ✓
- Delete Wiz Reset (U20), CN88, and U88 (none are needed)
- ✓
- Add TVS on Link_TCK and TMS
- ✓
- Change Wizard LED3 to Yellow
- ✓
- Wizard must be able to reset iMX93
- ✓
- Add PD on MAX10 CONFIG_SEL
- ✓
- Verify L5 decal
- ✓
- Allow MIPI pairs to use CN2 LVDS diff pairs by using MUXes
- ✓
- TCK can not use U29 for level shift - 3.3K PU before 1.8V rail up
- ✓
- UART6 and 8 to use U28 and U29 to level shift to 1.8V
- ✓
- Review all UARTs and MAX10
- ✓
- I2C1 used for CN2, I2C4 to Wizard - 9370 and 9390 will change
- ✓
- Add 470 ohm to GND on D13 anode
- ✓
- DRAM ball size problem resolved ?
- ✓
- 7 spare 470 ohm resistors - eliminate a resistor network
- ✓
- Move MAX10 ball D7 off of DIO_61
- ✓
- Add 100K PU to WIZ_POR#

P2 Fun Facts:

CN1 JTAG is for entire JTAG chain

CN1 pin 50 and CN2 pin 76 = SW_5.2V

I2C1 used for CN2 - I2C4 to Wizard

TS-9370/90 will be changed to match

Wiz determines Boot source for iMX93

Added Wake-up to CN2 and Wiz

BoM Option Strapping Table

	R80	R81	R77	R78	R73	R74	R82	R75
Option 1	1	1	1	1	1	1	1	0
Option 2	1	1	1	1	1	1	0	0

0 = DNP, 1=POP

POP=POPULATE

DNP=DO NOT POPULATE

P2 Problems:

Jumper wire required RN21 pin 1 to RN20 pin 4

RN21 pin 8 must be cut or lifted

Need jumper wire for SEL_LVDS to TP3

using "input only" ball on MAX10

Next Rev:

RN21-A must be removed

Add AND gate to U19 pin 2 - needed?

Add TPM IC

New WiFi radio ?


Add 3.3K across U18

Change MAX10 ball E7 to A9 - E7 is Input only


MAX10 ball B9 needs ext. 10K PU

U27 pin 8 to Wiz_3.3V - R39 to 120 ohm


Spare Parts




Power Management



Super Cap Charger




PWM must be present > 10ms
before EN_SUPER_CHRG true



Comparator trips at
MAIN_5V = 4.59V


Comparator

90 mV hysteresis



Charging Rules:


Max Voltage total = 4.6V
Max Voltage on each Cap = 2.5V
Max Delta between SCap = 600 mV




Balance Op Amp is OFF during Discharge

embeddedTS		Date	May 7, 2025
Title: TS-4300			
Rev: P2	Designer	Sheet	3 of 20

For FPGA/eMMC Programming






Switch enables 5V Power from Console USB when JTAG Programming eMMC and FPGA



near U12 and U13

1.8V --> 3.3V

To CN2




See Sheet 17 for UART details

PMIC Linear Reg.

Power up Rail Seq:


- LDO1 = Always On
- Buck_1_3 = CPU Core
- LDO4 = VDD_ANA_0V8
- Buck5 = VDD_1V8
- Buck6 = DDR_1V1
- Buck2 = DDR_VDDQ
- Buck4 = VDD_3V3
- LDO5 = NVCC_SD
- POR# deassert (20 ms)

2 ms per rail except POR#




PMIC Buck Reg.

2 MHz Sw



PMIC Control



POR# = Power on Reset
POR# deasserted
20 ms after all rails OK

PMIC comes out of POR @ SW_5.2V > 2.4V
plus 20 ms after all rails OK

PMIC_RST_B falling edge causes "Cold Reset"
after debounce time

Pins 5 and 43 should not be
connected directly to EPAD


If pin 10 is GND,
uses internal 32 KHz Osc.

PMIC "Cold Reset" = cycle all power rails
takes about 330 ms to complete


See Bob's email sent
Sept 13, 2024 to Eng.

embeddedTS	Date	May 7, 2025
Title: TS-4300		
Rev: P2	Designer	Sheet 5 of 20

CPU GPIO



MS 2 bits of Boot mode is biased low
Wizard drives 2 LS bits at iMX93 reset
determines iMX93 Boot per Table




Boot Mode

Ball H21	G21	F21	Ball E21	Boot Source
Bit 3	Bit 2	Bit 1	Bit 0	
0	0	0	0	Use Fuses
0	0	0	1	USB Boot
0	0	1	0	eMMC Boot
0	0	1	1	SD Boot

Wiz Console UART RXD drives Bit 0
WIZ_BOOT_MODE drives Bit 1
Bits 2 and 3 are biased low

"USB Boot" refers to a USB serial downloader
--> not booting from a USB Flash drive

CPU USB MIPI and LVDS



embeddedTS

Date May 7, 2025


Title: TS-4300

Rev: P2

Designer


Sheet 6 of 20

CPU Clocks and Control



1.8V --> 3.3V

MUXes for LVDS and MIPI




Diff Pairs Length (mm)

	LVDS	MIPI
DP1	D1 = 54.8	D1 = 57.9
DP2	D0 = 54.0	D0 = 55.3
DP3	D2 = 53.8	D3 = 59.8
DP4	CLK = 53.8	D2 = 59.5
DP5	D3 = 54.0	CLK = 66.3

CPU Power


At Power up, BBSM_1V8 is 1st rail up
this rail is always On

1.8V NVCC_WAKEUP = ENET, SD1, SD3, JTAG
3.3V NVCC_AON = UART, I2C, I2S, CAN1, WDOG
NVCC_GPIO = GPIO 00 thru 29 - EVK = 3.3V



Level Shifters

3.3V --> 1.8V



JTAG Chain
3.3V levels


LINK_TCK can not use U29
bc it has PU to WIZ_3.3V
before VDD_1V8 rail is up

when VCC = 0
Inputs are Hi-Z
Inputs are 7V tolerant
at any VCC

LPDDR4 RAM



On EVK, DDRQ = 600 mV

iMX93 RAM Interface



2 GB Max DDR Address space

LPDDR4 Bypass Caps



DDR_1.8V rail must always
be greater than other rails


Current on 1.8V rail
estimated to be <100 mA

Current on other 2 rails about 800 mA max. per RAM

embeddedTS	Date	May 7, 2025
Title: TS-4300		
Rev: P2	Designer	Sheet 9 of 20

iMX93

SD1 SD2 SD3 interfaces




Flash Memory


eMMC 16 GByte

eMMC
1.8V Levels

Requires matched traces
all 50 ohm impedance
within 2.5 mm



BOM Option Straps



Same straps as TS-9370

Rev. P1 TEMPORARY Strapping Options


Configuration	R80
4300-DMWXI-PROTO	POPULATED
4300-DXWXI-PROTO	NOT POPULATED

*temporary strapping option for P1 boards ONLY

4300-DX = 2GB RAM, 32GB eMMC

4300-DM = 1GB RAM, 16GB eMMC


Push-Push SD Card Socket




signal lines can use 1.8V or 3.3V levels
But power is always Sw. 3.3V
NVCC_SD = 1.8 or 3.3V

embeddedTS	Date	May 7, 2025
Title: TS-4300		
Rev: P2	Designer	Sheet 10 of 20

10/100/1000 Ethernet PHY 1



10/100/1000 Ethernet PHY 2




108 DIO + 4 Special

MAX10 FPGA



126 DIO + JTAG

14 DIO + JTAG




FPGA Power Rails


FPGA Bypass Caps




FPGA GND Balls



MAX10 Reset



9 Copper Straps Board ID = Hex 08




6 MSB = product ID
2 LSB + 9th bit
= Bd. revision



embeddedTS		Date May 7, 2025	
Title: TS-4300			
Rev: P2	Designer	Sheet 14 of 20	

Silex WiFi Radio


1.8V Levels
BlueTooth




Wizard 3.3V Reg.




Wizard uC




Link Term. Resistors



Wizard Drivers



iMX93 Reset




Two 100-pin Off-board Connectors

MAIN_5V pins supply power to the module
Apply 4.8V to 5.3V to these pins

Current drain is approximately 800 mA?

OFF_BD_RESET# is an Output
used to reset all peripherals

All pins except diff pairs use 3.3V levels



3.3V rail can supply up to 500 mA to base board

USB = 90 ohm


See Sheet 5 for
Diff Pair lengths

Diff Pairs = 100 ohm

CN1 pin 50 and CN2 pin 76 are
USB_OTG_5V on TS-4100
TS-4300 instead uses SW_5.2V

CN1 pin 67 is TXEN for RS-485
using UART2 on CN2 - maybe
MAX10 can use UART7 HS2 ?

CN1 pin 17 (DIO_56) is "No CHRG" jumper on TS-8551
CN1 pin 19 (DIO_57) is "U Boot" jumper on TS-8551
CN1 pin 98 (DIO_52) is "SD Boot" jumper on TS-8551



CN2 pin 91 is
Wiz uC Wake-up
= active low

UART2 is direct from CPU (at 3V levels)

UART6 TXD and RXD are
directly from MAX10
If BT is used, iMX93
UART6 is not available

UARTs 3, 5, 7, 8
TXD is always an output
 using Level Shifters (U12-14)
RXD always an input (to U29)
 when using as DIO, RXD
 pins can be interrupts

CN2 pins 98 and 100
UART6 shared with BT

If using BT

Both pins can be DIO
or UART7 HS lines
or interrupts to CPU

Change Log for TS-4300 SOM:

Created Rev P1 December 2023

- Started with TS-9370 Rev.P1
- Changed board size to be TS-Socket
- Used TS-4100 and TS-4900 as references
- Modified Super Cap circuit using Booster
- Added U37 for Board ID

Rev P1 BoM Population Updates ECO-DUAL-00 January 2023

- Created two Configurations, TS-4300-DMWXI and TS-4300-DXWXI
 - K1, WiFi Module populated on all configurations
 - TS-4300-DMWXI populated with 1GB RAM and 16GB eMMC
 - TS-4300-DXWXI populated with 2GB RAM and 32GB eMMC
 - R42 TSPN attribute updated to 60-0036-5
 - R186-194 TSPN attribute updated to 60-0037-7
 - RN3-5, RN7 TSPN attribute updated to 60-0038-3
 - U9 TSPN attribute updated to Sample_PIMX9352CVVXMAB
 - R77 DNP on Option 2 for Strapping
- Added temporary strapping table on Sheet 10 and Title Page

embeddedTS		Date	May 7, 2025
Title: TS-4300			
Rev: P2	Designer		Sheet 18 of 20

Change Log for TS-4300 P2 - Sept 2024

Started with TS-4300 Rev.P1

Changed paradigm for programming CPU/FPGA

On P1, we could only program Wizard via USB, then Wizard programmed CPU/FPGA via JTAG

Changed USB C to be same as TS-9370_P3 except 25V Ctl line = Wiz.only

This is same as TS-Proto_iMX95_P1

Changed Copper Straps (U38) from FPGA to Wizard - 9 bits same as TS-9370_P3

Wizard pin-out changed - same as TS-9370_P3 (but added CPU_RESET on pin 28)

Removed Tag-Connect (CN88)

JTAG on CN1 includes entire chain: MAX10 --> iMX93 --> Wizard

Changed SD card to Push-Push

CPU ADC pins now match TS-9370/90

Changed Wizard LED (LED3) color to Yellow

Wiz_Reset IC (U86) removed

I2C1 used for CN2, I2C4 used for Wizard = new standard (TS-9370/90 will adopt this paradigm)

Changed Option Res. straps (R73-R81) to be same as TS-9370/90

TS-4300 P2 BoM Clean-Up - ECO-DUAL-00103-B

RN29 TSPN updated to be 60-0032-0

RN20 RN23-25 TSPN updated to be 60-0038-3

R41 TSPN updated to be 60-0036-5

U77 TSPN for option 1 configuration updated to be Alliance 1GB LPDDR4X, 37-0016-4

U77 TSPN for option 2 configuration updated to be Alliance 2GB LPDDR4X, 37-0018-6

U9 TSPN updated to be 33-0029-6

embeddedTS		Date	May 7, 2025
Title: TS-4300			
Rev: P2	Designer	Sheet	19 of 20

Change Log for TS-4300 SOM:

Schematic Updates Rev P2 May 2025

Updated U9 Part to pull in Decal Updates

Decal B - text on NVCC_AON changed to show 1.8V or 3.3V

Created Rev A - March, 2025

Started with TS-4300 Rev.P2

Changed:

embeddedTS		Date	May 7, 2025
Title: TS-4300			
Rev: P2	Designer	Sheet	20 of 20