


MX283 ARM9 CPU


UARTs, ADC



Re v. A Problems:


- Ethernet LEDs wrong !
- No CAN connected
- No A/D connected
- Add WiFi !
- Add low power modes ?
- Pwr switch to PHY ?
- Remove FPGA ?

LCD



NAND, PWM JTAG, I2C

SPI
SCK = CLK
CMD = MOSI
D0 = MISO
D3 = CS#




NAND Interface

LCD_00 thru LCD_04
Control Boot Source

SPI = MSB 0 0 0 1 0 LSB

LCD_05 and 06 bias low
LCD_RS biased high
LCD_RS low = use OTP
See: EVK schematic, Page 15

Audio SD Card SPI Boot



12 MHz default boot clock
Max SPI clock rate = 20 MHz

U3.D3 and U3.D4 are extra
2 data lines for SPI x4 read
Page 1313 of Data sheet

Page 1311 - Winbond SPI x2 and x4 supported
EVK schematic references a 8Mbit Winbond chip


F3 is EVK ETH_RESET#
F5, F6 are EVK USB_PWR_EN
E1 is EVK Eth_PWR_EN
C7 and D8 = EVK I2C
J5 is EVK USB_0_ID
K8 is EVK LCD PWM
K7 and L7 are EVK console

E10 is EVK SD1_PWR_EN


E9 is SD0 PWR_EN on both
EVK and Green schematics

PWM outputs can be 24 MHz
divided by 16-bit integer
Allows clock 12MHz and lower

VDD4P2 is an output -- only feeds two 1.2K resistors
 Reg VDD1P5 goes to nothing



Battery pin supplies current to charge battery
 DCDC_BAT pin is power input for DCDC converters -- connect direct to battery



FPGA is fully functional when CPU Reset# deasserted


EVK has FET in parallel with D6 "to improve efficiency"

PSWITCH can be driven to 3.3V if a series 10K res is used

ABM3C-24.000MHZ-D4Y-T
 CTS # 405C35E24M0000

Technologic Systems		Date	May 20, 2014
Title: TS-4600 MX283 CPU Power			
Rev: B	Designer	Sheet 2 of 9	

DDR2 SDRAM (128 or 256 MByte)




Length of this trace is equal to [CLK + Data] lengths
Data = Average length of all data traces


10/100 Ethernet 4-Port Switch

Total 88E6020 100 Mbit
 Current Drain includes
 2 Ports with Mag CT
 3.3V Rail = 20 mA
 1.8V Rail = 80 mA
 1.2V Rail = 62 mA
 Power Down mode
 42 mA on 1.2V rail
 0 mA on other rails

"0111" = RMI MAC mode




MX283




Page 883 - bit 18 controls
 ENET_CLK direction

Strapped for RMI MAC mode with 3.3V Levels




All Port 6 pins have PU or PD bias

Pull-downs default P6 to port disabled mode




Power up with no config
 Do Not Populate

LEDs have cathode to GND




3.3V → 1.8V



About 8 ms delay


Requires Reset# asserted for 10 ms after power



Auto MDIX is supported
 Polarity Correction also supported

Technologic Systems		Date May 20, 2014	
Title: TS-4600 Ethernet Switch			
Rev: B	Designer	Sheet 4 of 9	

FPGA with 5K LUTs



DIO_20 is latched when OFF_BD_RESET# is deasserted
0 = SD Card Boot
1 = SPI Flash Boot

DIO_20, Red and Green LED signals scan Base Bd. ID
DIO_05 returns values

FPGA_RESET# requires special FPGA threshold set
This signal is 0-1.8V levels

DIO_09 is sometimes a Push switch input


XP2-5 has:
5K or 8K LUTs 2 PLLs
9/12 blocks of 1Kx18 Block RAM
12 18x18 Multipliers
100 I/O with 144 pin package
"instant ON" = about 1.5 mS
input PLL clock = 10 MHz min

Pull-up and pull-down resistors are 6 to 30K ohms


Page 37 of Data Sheet (Hot Socketing)
Power Supplies can be sequenced in any order but must be monotonic
All I/O lines are tri-stated during power cycling

Boot Strap Bias Res.


Aux. 3.3V Reg




Aux. 1.8V Reg




AUX 1.2V Reg.



Defaults
to SD Card



FPGA can force
SPI Flash Boot
or USB Boot



GND Test Point




Technologic Systems	Date May 20, 2014
Title: TS-4600 Power Reg. and Boot Straps	
Rev: B	Designer
Sheet 6 of 9	

MX283 SPI Boot

and FPGA Config Flash


SPI Boot Flash




64 bytes of OTP

Not Populated ?


Reset Sequencer




RTC and Temp. Sensor




FPGA Bypass Caps




Micro SD Card Sockets



SD LEDs



Ethernet LED Buffer



Two 100-pin Off-board Connectors

"POWER" pins supply all power to the module
Apply 4.5V to 5.5V to these pins

Current drain is approximately 200 mA

REBOOT# is an Input
used to reboot the CPU


Do not drive active high
(use open drain)

⚠ All signals driving DIO on CN1 & CN2 must be powered by the 3.3V on CN2, or remain at 0V until the CN2 3.3V rail is > 3.0V

Must have 10 nF Capacitor
very near CN2 and GND
for all "quiet" signals
(between diff pairs)

⚠ Pin 1 is the top left corner pin on the connector. All of the pins on the left are odd numbered. This may differ from the connector manufacturer's datasheet.

OFF_BD_RESET# is an Output
used to reset all peripherals



If Bus is not needed, all Bus
signals can be changed to DIO

⚠ Any I/O routed to a user accessible
connector should have additional ESD
protection placed on the carrier board.

Devices connected to this bus must never
drive it when BUS_CS# is deasserted
(must be off within 30 nS of deassertion)

Devices must pull the BUS_WAIT# line low
if they need more than 150 nS strobe

