


PXA166 800 MHz - PXA168 1066 MHz

USB Ports




Board ID


	MFP_19	MFP_17
TS-4710	1	0
TS-4712	1	1
TS-4720	0	1

Requires MFP to be Inputs and weak PU turned ON


SMC Bus



LCD




I2S




R56 installed when PXA168 is used

Control



RESET_IN# is Input only


Camera



DDR3 x8 RAM


2 Gbit RAM chips

512 MB RAM Total




Technologic Systems	Date Jan. 2, 2013
Title: TS-4712 DDR3 RAM	
Rev: A	Designer
Sheet 2 of 10	

DDR3 RAM Termination Power Supply




Termination Resistors



10/100 Ethernet 4-Port Switch


CPU
MAC



Ethernet
MII

MDI address A4 defaults to "1"

Defaults to
MII PHY mode
with 3.3V Levels




All Port 6 pins
have PU or PD bias

LED Anodes


Auto MDIX is supported

Polarity Correction also supported




Technologic Systems	Date Jan. 2, 2013
Title: TS-4712 Ethernet Switch	
Rev: A	Designer RLM
Sheet 4 of 10	


FPGA with 5K or 8K LUTs



FPGA 1.2V Reg.




Discharge not needed because all rails go off for 200 ms




Power Supplies

1 3.3V Power Supply


up to 2000 mA




Analog 1.8V Regulator




Power Sequencer



4 DDR3 1.5V Reg.






3 CPU Core Supply





Technologic Systems	Date Jan. 2, 2013
Title: TS-4712 Power Supplies	
Rev: A	Designer
Sheet 6 of 10	


CPU Power



near CN2




PXA168 PCIe rails must be connected to AN_1.8V




Jan.4 e-mail from Eliza


CPU



Micro SD Card Sockets




0




1


SD Card LEDs



RTC and Temp. Sensor




CPU Debug UART




(Console)

Reboot Flag




3.3V --> 5V Level Shifter





Off-Board LEDs
have cathode to GND

OFF BD. SD Card Power



Technologic Systems	Date Jan. 2, 2013
Title: TS-4712 SD card, RTC, Temp.	
Rev: A	Designer
Sheet 8 of 10	

PCIe 100 MHz Clock Generator



PCIe not supported
on PXA166

PXA166 and PXA168 BOM Differences

- R57 = 140 ohm for PXA168
- R56 removed for PXA166
- FB6, FB7 removed for PXA166
- U24 removed for PXA166
- U2 = PXA166 Commercial Temp
or = PXA168 Industrial Temp

Two 100-pin Off-board Connectors

"POWER" pins supply all power to the module
Apply 4.5V to 5.5V to these pins

Current drain is approximately 400 mA

EXT_RESET# is an Input
used to reboot the CPU


Do not drive active high
(use open drain)

⚠ All signals driving DIO on CN1 & CN2 must be powered by the 3.3V on CN2, or remain at 0V until the CN2 3.3V rail is > 3.0V

Must have 10 nF Capacitor
very near CN2 and GND
for all "quiet" signals
(between diff pairs)

⚠ Pin 1 is the top left corner pin on the connector. All of the pins on the left are odd numbered. This may differ from the connector manufacture's datasheet.

OFF_BD_RESET# is an Output
used to reset all peripherals



Bus Control

If Bus is not needed, all Bus
signals can be changed to DIO


Devices connected to this bus must never
drive it when BUS_CS# is deasserted
(must be off within 30 nS of deassertion)

Devices must pull the BUS_WAIT# line low
if they need more than 150 nS strobe

The data bus can not have more than
30 pF of off-board capacitive loading
May need data buffer chip for heavy loads

⚠ Any I/O routed to a user accessible
connector should have additional ESD
protection placed on the carrier board.

Right



3.3V rail can supply up
to 700 mA to base board

Maximum off-board load
on AN_1.8V is 10 mA

Max. load on JTAG_Vcc
(CN2-79) is 20 mA
Not always 3.3V

DIO_15 and DIO_16
can be CAN_TXD
and CAN_RXD